CD4047BC Low Power Monostable/Astable MultivibratorOctober 1987Revised May 1999
CD4047BC
Low Power Monostable/Astable Multivibrator
General Description
The CD4047B is capable of operating in either themonostable or astable mode. It requires an external capac-itor (between pins 1 and 3) and an external resistor(between pins 2 and 3) to determine the output pulse widthin the monostable mode, and the output frequency in theastable mode.
Astable operation is enabled by a high level on the astableinput or low level on the astable input. The output fre-quency (at 50% duty cycle) at Q and Q outputs is deter-mined by the timing components. A frequency twice that ofQ is available at the Oscillator Output; a 50% duty cycle isnot guaranteed.
Monostable operation is obtained when the device is trig-gered by LOW-to-HIGH transition at + trigger input orHIGH-to-LOW transition at − trigger input. The device canbe retriggered by applying a simultaneous LOW-to-HIGHtransition to both the + trigger and retrigger inputs.A high level on Reset input resets the outputs Q to LOW, Qto HIGH.
sTrue and complemented buffered outputssOnly one external R and C required
MONOSTABLE MULTIVIBRATOR FEATURESsPositive- or negative-edge trigger
sOutput pulse width independent of trigger pulse durationsRetriggerable option for pulse width expansion
sLong pulse widths possible using small RC componentsby means of external counter provisionsFast recovery time essentially independent of pulsewidthsPulse-width accuracy maintained at duty cyclesapproaching 100%ASTABLE MULTIVIBRATOR FEATURESsFree-running or gatable operating modess50% duty cycle
sOscillator output availablesGood astable frequency stabilitytypical= ±2% + 0.03%/°C @ 100 kHz frequency= ±0.5% + 0.015%/°C @ 10 kHz
deviation (circuits trimmed to frequency VDD = 10V±10%)
Features
sWide supply voltage range: 3.0V to 15VsHigh noise immunity:0.45 VDD (typ.)
sLow power TTL compatibility:Fan out of 2 driving 74Lor 1 driving 74LSSPECIAL FEATURES
sLow power consumption: special CMOS oscillator configurationsMonostable (one-shot) or astable (free-running) operation
Applications
•Frequency discriminators•Timing circuits
•Time-delay applications•Envelope detection•Frequency multiplication•Frequency division
Ordering Code:
Order NumberCD4047BCMCD4047BCN
Package Number
M14AN14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 1999 Fairchild Semiconductor CorporationDS005969.prfwww.fairchildsemi.com
元器件交易网www.cecb2b.com
CD4047BCConnection Diagram
Pin Assignments for SOIC and DIP
Top View
Function Table
Terminal Connections
Function
Astable MultivibratorFree-RunningTrue GatingComplement GatingMonostable MultivibratorPositive-Edge TriggerNegative-Edge TriggerRetriggerable
4, 144, 8, 144, 14
5, 6, 7, 9, 125, 7, 9, 125, 6, 7, 95, 6, 7, 8, 9, 12
868, 12
Figure 1
10, 1110, 1110, 11
Figure 1
Figure 1tM (10, 11) = 2.48 RC
4, 5, 6, 144, 6, 146, 14
7, 8, 9, 127, 8, 9, 125, 7, 8, 9, 12
54
10, 11, 1310, 11, 1310, 11, 13
tA(10, 11) = 4.40 RCtA (13) = 2.20 RC
To VDD
To VSS
Input Pulse
To
Output Pulse
From
Typical OutputPeriod orPulse Width
External Countdown (Note 1)14
Note 1: External resistor between terminals 2 and 3. External capacitor between terminals 1 and 3.
Typical Implementation of External Countdown Option
tEXT = (N − 1) tA + (tM + tA/2)
FIGURE 1.
www.fairchildsemi.com2
元器件交易网www.cecb2b.com
CD4047BC Block Diagram
Logic Diagram
*Special input protection circuit to permit larger input-voltage swings.
3www.fairchildsemi.com
元器件交易网www.cecb2b.com
CD4047BCAbsolute Maximum Ratings(Note 2)
(Note 3)
DC Supply Voltage (VDD)Input Voltage (VIN)
Storage Temperature Range (TS)Power Dissipation (PD)Dual-In-LineSmall OutlineLead Temperature (TL)(Soldering, 10 seconds)
260°C700 mW500 mW
−0.5V to +18VDC
−0.5VtoVDD+0.5VDC
−65°C to +150°C
Recommended OperatingConditions (Note 3)
DC Supply Voltage (VDD)Input Voltage (VIN)
Operating Temperature Range (TA)
3V to 15VDC0toVDD VDC−40°C to +85°C
Note 2: “Absolute Maximum Ratings” are those values beyond which thesafety of the device cannot be guaranteed. They are not meant to implythat the devices should be operated at these limits. The table of “Recom-mended Operating Conditions” and “Electrical Characteristics” providesconditions for actual device operation.Note 3: VSS = 0V unless otherwise specified.
DC Electrical Characteristics (Note 3)
SymbolIDD
Parameter
Quiescent Device Current
VDD = 5VVDD = 10VVDD = 15V
VOL
LOW Level Output Voltage
|IO| < 1 µAVDD = 5VVDD = 10VVDD = 15V
VOH
HIGH Level Output Voltage
|IO| < 1 µAVDD = 5VVDD = 10VVDD = 15V
VIL
LOW Level Input Voltage
VDD = 5V, VO = 0.5V or 4.5VVDD = 10V, VO = 1V or 9VVDD = 15V, VO = 1.5V or 13.5V
VIH
HIGH Level Input Voltage
VDD = 5V, VO = 0.5V or 4.5VVDD = 10V, VO = 1V or 9VVDD = 15V, VO = 1.5V or 13.5V
IOL
LOW Level Output Current(Note 4)
IOH
HIGH Level Output Current(Note 4)
IIN
Input Current
VDD = 5V, VO = 0.4VVDD = 10V, VO = 0.5VVDD = 15V, VO = 1.5VVDD = 5V, VO = 4.6VVDD = 10V, VO = 9.5VVDD = 15V, VO = 13.5VVDD = 15V, VIN = 0VVDD = 15V, VIN = 15V
Note 4: IOH and IOL are tested one output at a time.
Conditions
−40°CMin
Max2040800.050.050.05
4.959.9514.95
1.53.04.0
3.57.011.00.521.33.6−0.52−1.3−3.6
−0.30.3
7.011.00.441.13.0−0.44−1.1−3.04.959.9514.95Min
25°CTyp
Max204080
000510152.254.56.755.58.250.882.258.8−0.88−2.25−8.8−10−510−5
−0.30.31.53.04.0
7.0
0.050.050.05
85°CMin
Max1503006000.050.050.05
4.959.9514.95
1.53.04.0
UnitsµAµAµAVVVVVVVVVVVVmAmAmAmAmAmA
3.52.753.5 11.00.360.92.4−0.36−0.9−2.4
−1.01.0
µAµA
www.fairchildsemi.com4
元器件交易网www.cecb2b.com
CD4047BC AC Electrical Characteristics (Note 5)
TA = 25°C, CL = 50 pF, RL = 200k, input tr = tf = 20 ns, unless otherwise specified.
SymboltPHL, tPLH
Parameter
Propagation Delay Time Astable,Astable to Osc Out
tPHL, tPLH
VDD = 5VVDD = 10VVDD = 15V
Astable, Astable to Q, Q
VDD = 5VVDD = 10VVDD = 15V
tPHL, tPLH
+ Trigger, − Trigger to Q
VDD = 5VVDD = 10VVDD = 15V
tPHL, tPLH
+ Trigger, Retrigger to Q
VDD = 5VVDD = 10VVDD = 15V
tPHL, tPLH
Reset to Q, Q
VDD = 5VVDD = 10VVDD = 15V
tTHL, tTLH
Transition Time Q, Q, Osc Out
VDD = 5VVDD = 10VVDD = 15V
tWL, tWH
Minimum Input Pulse Duration
Any InputVDD = 5VVDD = 10VVDD = 15V
tRCL, tFCL
+ Trigger, Retrigger, Rise andFall Time
CIN
Average Input Capacitance
VDD = 5VVDD = 10VVDD = 15VAny Input
5
Note 5: AC Parameters are guaranteed by DC correlated testing.
ConditionsMinTyp200100805502502007003002403001751503001251001005040500200160
Max400200160900500400120060048060030025060025020020010080100040032015557.5
UnitsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsµsµsµspF
5www.fairchildsemi.com
元器件交易网www.cecb2b.com
CD4047BCTypical Performance Characteristics
Typical Q, Q, Osc Out Period Accuracy vs Supply Voltage (Astable Mode Operation)
Typical Q, Q, Pulse Width Accuracy vs Supply Voltage Monostable Mode Operation
fQ, Q
ABCDE
1000 kHz100 kHz10 kHz1 kHz100 Hz
22k22k
RC10 pF100 pF100 pF1000 pF1000 pF
ABCDE
2 µs7 µs
tM
22k22k
RC10 pF100 pF100 pF1000 pF1000 pF
220k220k2.2M
60 µs550 µs5.5 ms
220k220k2.2M
Typical Q, Q and Osc Out Period Accuracy vs Temperature Astable Mode OperationTypical Q and Q Pulse Width Accuracy vs Temperature Monostable Mode Operation
fQ, Q
ABCD
1000 kHz100 kHz10 kHz1 kHz
22k22k
RC10 pF100 pF100 pF1000 pF
ABCD
2 µs7 µs
tM
22k22k
RC10 pF100 pF100 pF1000 pF
220k220k
60 µs550 µs
220k220k
www.fairchildsemi.com6
元器件交易网www.cecb2b.com
CD4047BC
Timing Diagrams
Astable Mode
Monostable Mode
Retrigger Mode
7www.fairchildsemi.com
元器件交易网www.cecb2b.com
CD4047BCPhysical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
Package Number M14A
www.fairchildsemi.com8
元器件交易网www.cecb2b.com
CD4047BC Low Power Monostable/Astable MultivibratorPhysical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Package Number N14A
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORTDEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILDSEMICONDUCTOR CORPORATION. As used herein:
2.A critical component in any component of a life support1.Life support devices or systems are devices or systems
device or system whose failure to perform can be rea-which, (a) are intended for surgical implant into the
sonably expected to cause the failure of the life supportbody, or (b) support or sustain life, and (c) whose failure
device or system, or to affect its safety or effectiveness.to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-sonably expected to result in a significant injury to thewww.fairchildsemi.comuser.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
因篇幅问题不能全部显示，请点此查看更多更全内容